# ADMEM Checkout Phase 2

Technician Name	
ADMEM Serial Nu	ımber



# ADMEM ADC/Memory Module

# **CHECKOUT DOCUMENT**

Revised 5/26/99 Theresa M. Shaw Rodney Klein

Checkout Sheet
Technician Name:
ADMEM #:
Note any test which initially fails and the action taken to repair it:
Name of Failing Test:
Repair Steps:
Name of Failing Test:Repair Steps:
Name of Failing Test:
Repair Steps:

Name of Failing Test:	
Repair Steps:	
Name of Failing Tosts	
Name of Faming Test:	
Repair Steps:	
Name of Failing Test:	
Repair Steps:	
Name of Falling Tosts	
Name of Failing Test:	
Repair Steps:	

#### TESTSTAND EQUIPTMENT

Each Teststand should be equipped with the following Equipment:

VIPA CDF Crate

VME CPU on 9U adapter

**TSCR** 

TESTCLK\_V7

Short Trigger Cable


Special Digital Paddle Card with Testpoints

20 Digital Paddle Cards

Digital Multimeter

Oscilloscope

HP Logic Analyzer



02/02/99 14:12:05

# Electronics Design System Bill of Materials <<<From Job: D:\PPD\_Jobs\ADMEM\_P\_V3\vbdc\ADMEM\_P\_V3.prj>>>

# Fermi National Accelerator PPD/ET&T/CDF Upgrade Project

		under part number	Description		REF D
Item		vendor part number	Description 	Cost	KEF L
1	1	~	Analog Devices 16/18 bit Self€alibratin		U114
2	1	AD826AR	Analog Devices High Speed LowPwr Dual O	ļ	U117
3	1	AMP 352009-1 PLUS SHIELDS .	AMP 5x19 Z-PACK 2mm FemaleConn w/gnd sh	18.75	P0
4	8	AMP 536272_1.		16.00	J3-J1(
5	1	AM27S19SAPC	32x8 PROM	1.25	U5
6	1	AM29F200B-75EC	2Mb 5.0V Flash	10.00	U23
7	7	Am29F100B-75EC	1 Mb CMOS Flash Memory	15.00	U50,U
8	   1	   BOT d_strip	   Bottom Discharge strip	   .01	U58U6   X8
9		BOT d_SCTIP   C&K P8121	Mom. Push button Panelmnt	2.48	S1
10	20	CAFE MODULE	Analog Cafe Module	2.40	PB1-P
11	28	COTTER PIN	test point	0.01	TP28,
*	20	0011210 1 110	desc point	0.01	TP73-
*				İ	TP134
*				İ	TP144
*	İ			İ	TP153
12	2	CY7B991-7JC	ROBOCLOCK	21.85	U65,U
13	2	CY7C470-15JC	Cypress 8K x 9 FIFO	22.00	U3,U1
14	10	CY74FCT16374CTPAC	16-bit register	3.45	U20,U
*					U41U4
*					U98U9
15	1 1	CY74FCT16500TTSSOP	18-bit Registered Transceivers	5.78	U28
16	28	CY74FCT16543CTPAC	16-bit latched tranceiver	5.25	U36,U1   U44U4
*					U44U4   U78-U
17	   9	CY74FCT162244TTSSOP	   16-Bit Buffers/Line Drivers	3.95	U4,U4
*		C174FC110224411550F	10-Bic Bullers/Hime Dilvers	3.95	U55U5
*					U104
18	18	DS90C031T	LVDS Driver	2.23	U14,U
*					U34U6
*					U73U7
*	j			İ	U102U
*	İ			İ	U112U
19	4	DS90C031TM	LVDS QUAD CMOS DIFF LINE DRVR	Ì	U106,
*	]				U113
20	6	ERIE 8121-050-651-103M 1415-3000	Bypass Cap .01UF	0.07	C26,C
*					C45C4
21	1 1	ERIE 8131-100-651-153M 1415-3090	Bypass Cap .015UF	0.07	C16
22	3	ERJ-8ENF1.00K Digi P1.00KFBK-ND	1/8W 1% 1.0K ohm	0.0542 0.0542	
23	17	ERJ-8ENF82.5 Digi P82.5FBK-ND	5FBK-ND   1/8W 1% 82.5 ohm   0.0		
*					R25R2
*				I	R32R3

02/02/99 14:12:05

# Electronics Design System Bill of Materials <><From Job: D:\PPD\_Jobs\ADMEM\_P\_V3\vbdc\ADMEM\_P\_V3.prj>>>

# Fermi National Accelerator PPD/ET&T/CDF Upgrade Project

Item	QTY	vendor part number	Description	Cost	REF D
*	I			l	R44R4
*	İ			i	R52
24	17	ERJ-8ENF100 Digi P100FBK-ND	1/8W 1% 100 ohm	0.0542	
25	17	ERJ-8ENF124 Digi P124FBK-ND	1/8W 1% 124 ohm	0.0542	R9,R1
*	i '	,	·	l '	R24R2
*	İ			İ	R33R3
*	İ				R45R4
26	1	ERJ-8ENF267 Digi P267FBK-ND	1/8W 1% 267 ohm	0.0542	R5
27	4	ERJ-8ENF909 Digi P909FBK-ND	1/8W 1% 90.9 ohm	0.0542	R34,R
28	7	FCN-235D020-G/E(MH)	Fujitsu 20 Pin SCSI II	2.20	P4-P1
29	120	Ferronics FMB12061201	Ferrite Bead		FE1-F
30	3	HARTING-0201-160-2101	VME64 Card Connector	25.29	P1-P3
31	6	HP HLMP-1301 1445-0475	Red LED	0.24	D1,D3
32	2	HP HLMP-1401 1445-0495	Yellow LED	0.24	D2,D5
33	2	JUMP3	Three Pin Jumper	0.10	J1,J2
34	7	KEMET T354H336K016AS	33UF 16V RADIAL Dip	0.68	C17,C
*	]				C37C4
35	4	LITTLEFUSE 251002 1120-0235	2 AMP PCB Fuse	0.74	F3-F6
36	2	LITTLEFUSE 251010 Newark 20F604	10 AMP PCB Fuse	0.74	F1,F2
37	2	MACH 110-12JC	AMD PLD 44 Pin PLCC	7.00	U12,U
38	1	MC10H350P	PECL to TTL Translator	7.98	U72
39	4	MOTOROLA 1N5908	Transient Suppressor 6.0V	1.24	D6-D9
40	2	Motorola 1N6277A	Transient Suppressor 18V	0.70	D10,D
41	5	Murata BNX002-01	EMI Supression Filters	5.00	BF1-BI
42	4	M833 Custom	No PDB description available	0.3955	X2,X4
43	1 1 143	PAN ECS-H1CY105R DIG PCT3105	SMT CAP 1.0UF	0.3955	
44	1 143	PAN ECSH1DC106R	SMT CAP 10.0UF	0.9765	C1-C1
*					C32C3
*					C40-C
*					C52C5
*				-	C62-C
*					C91-C
*					C115-
45	1	PAN ECU-V1H103KBG DIG PCC103BN	SMT CAP 0.01UF	0.168	C50
46	315	PAN ECU-V1H104KBW DIG PCC104B	SMT CAP 0.1UF	0.5914	
*	]			3.3711	C84-C
*					C112C
*	İ			i	C175-
47	1 1	PAN ECU-V1H560JCG DIG PCC560CG	SMT CAP 56pF	0.133	C89
48	5	RC05-270 1487-0290	270 ohm 1/8W 5%	0.19	R1,R6
49	1	RC05-820K 1487-0497	1/8W 820Kohm 5%	0.18	R8

02/02/99 14:12:05

# Electronics Design System Bill of Materials <<<From Job: D:\PPD\_Jobs\ADMEM\_P\_V3\vbdc\ADMEM\_P\_V3.prj>>>

# Fermi National Accelerator PPD/ET&T/CDF Upgrade Project

Item	QTY	vendor part number	Description	Cost	REF D
50	3	RC07-1.5M 1487-1125	1/4W, 5PCT, THRU	0.14	R3,R1
51	1	RC07-5.6 Digi 5.6QBK-ND	1/4W, 5PCT, THRU	0.06	R11
52	4	RC07-1000	1/4W, 5PCT, THRU	0.08	R58-R
53	4	RC07-4700 1487-0825	1/4W, 5PCT, THRU	0.08	R2,R1
54	2	RN55C-820	1/8W 1PCT Thru	.04	R62,R6
55	6	SN74ABTE16245SSOP	16 Bit Incident Transceiver	5.60	U7,U1
*					U75U1
56	1	SPARE_RES_SMT_0805	Spare	0.00	R64
57	5	Samtec TSW-12-07-L-D 2pin sip	2 pin jumper - mates with SNT-100-BK-G \$		S2-S6
58	4	Spare-IC 24DIP3	Spare Part	0.00	U8-U1
59	116	TEST_PIN	.025 x .025 square post.	.01	TP1-T
*	ļ			ļ	TP15-
*				ļ	TP26T
*					TP31-
*					TP43-
*				-	TP56-
*				1	TP84-
*				1	TP120
*					TP13/
60	1	   TOP d_strip	   Top Discharge strip	.01	X1
61	4	XC4003EPO100-3	Xilinx FPGA XC4003E	45.75	U24,U:
62	6	XC4013EPO240-3	Xilinx FPGA XC4013EPO240	293.60	
63	2	XC17128-PD8C	Xilinx Serial PROM	9.70	U25,U
64	1 1	XC17256-PD8C	Xilinx   Serial PROM	15.10	U6
65	2	shunt10 AMP 1-435704-0	10 position shunt	0.62	U17,U
66	2	slpbar	No PDB description available	İ	x3,x7
67	1	1N5817	Shotky diode 1Amp 20V	.80	D4
68	1	3D7408-1	Data Delay Devices 267ns delay, 1ns step	35.00	U105
69	3	10x-2-102	Bourns 10 pin 1K SIP pin 1 common	0.34	RP1-RI
70	1	74F38N	Nand gate, OC output	0.53	U33
71	1	74LS14N 1455-8014	Hex Scmitt-trigger Inverters	0.31	U2
72	1	74LS123N 1455-8123	Multivibrator	0.35	U1
73	1	016-2008-00-0-200 1460-1600	Test point, BLACK	0.85	TP152
74	1	016-2008-00-0-203 1460-1700	Test point, ORANGE	0.58	TP151
75	1	016-2008-00-0-205 1460-1680	Test point, GREEN	0.98	TP149
76	1	016-2008-00-0-206 1460-1620	Test point, BLUE	0.85	TP150
77	1	016-2008-00-0-208 1460-1660	Test point, GRAY	0.89	TP147
78	1	2743021446 PSC ELECTRONICS	SMT FERRITE BEAD 10UH	1.30	L1

Total Parts Used: 1026 Total Parts Cost: 3164.38

#### **Initial Checkout**


\_\_\_\_\_ Verify that the module has been through initial checkout.

For Reference, the Bill of Materials (BOM) is included in previous pages.

#### **Check functioning of RESET Switch**

Check the RESET PLD. **U15-8** (page 4A) should be high and go low when the front panel reset switch is depressed. **U15-26** should be low and go high when the reset switch is depressed.

#### NOTE: U15 is rotated 180 degrees on the board



#### **Check for Xilinx Download**

If the X	Kilinx download is	successful, the following pins should be high.
	VME Slave	<b>U6-4</b> (page 3A)
	FLASH Control	<b>U30-4</b> (page 3B)
	Download	<b>U25-4</b> (page 16D)
Check	Ready and Pl	ug LEDs
	-	e Pipeline FPGAs have not been downloaded. Make sure the READY LED <b>D3</b> and the PLUG LED <b>D5</b> (green, page 20A) are off.

## **Check of ADMEM Registers**

Please Note that many ADMEM registers will not testable until the Pipeline FPGA chain has been successfully downloaded.

Go into	VASE, and
	Map the crate and verify that the ID PROM U5 (page5) of the ADMEM reads out in the correct slot and of a form similar to that below.
	0001 003 ADMEM_V4.0
	The first number (0001) in the example should match the engraved board number, the rest of the field should read as the example does.
	Verify that the Select (yellow) indicator, <b>D2</b> (page3) comes on when the board is addressed and turns off when it is not.
	Go to the ADMEM Checkout Menu and
	Option 1 - Test the Diagnostic Register. Located in the VME Slave FPGA U18 (page 3A).
	Option 2 - Test the Control Register. Located in the VME Slave FPGA U18 (page 3A).
	<b>Option 3</b> - Test the Access Register for FLASH RAM. Located in the VME Slave FPGA <b>U18</b> (page 3A).
	<b>Option 4</b> - Test the Flash RAM Select Register. Located in the VME Slave FPGA <b>U18</b> (page 3A).
	<b>Option 5</b> - Test the Pipeline Diagnostic Channels Enable Register. Located in the VME Slave FPGA <b>U18</b> (page 3A).
	Option 6 - Test the Diagnostic Pipeline Data FIFO - U3 and U16 (page 5).
	Ontion 7 - Test the Transition Port Register - U28 (page 24).

#### **Checkout of Flash RAM spaces**

There are 28 Flash RAM spaces on the ADMEM module. The first twenty spaces are allocated to the CAFE modules, the next 7 to the trigger sum lookup tables, and the final space is for downloading the pipeline FPGAs.

> Channel 0-19 (0x0 - 0x13) map to Café Modules 0-19 Channel 20-26 (0x14 – 0x1A) map to trigger sum lookup table (0-6) Channel 27 (0x1B) maps to Pipeline FPGA Download

To Check the CAFE Module Address Space, rlogin to crate controller. At the prompt, type ld <anadmem.o,

this loads the crate controller with the anadmem object code. Then type

mal <b>ana</b>	•	
		irectory is read/writeable to the world. To do this, go back one directory and "directory name"
	Load th	e ADMEM with Digital Paddle Cards.
	Make si	ure TESTCLK backplane jumpers are set.
Tri	gger Sum Fl	ash RAMs
— Thi		Option 8 - Trigger Sum Flash Ram Test from the Checkout Menu automatically, user needs to check screen for errors and verification of the below steps:
	"Enable VM	IEbus access to Flash RAM data lookup tables" in the Control Register is set.
	Write BEAI	O (hex) to the Access Register for Flash RAM.
	Write a 14 (	hex) to the Flash RAM select register to test Flash RAM U62 (page 16C).
	step A. Era	se the Flash RAM
	step B.	now download sequential data to the FLASH RAM
	step C.	verify the sequential download.
	Step D.	download pattern data to the FLASH RAM
	Step E.	Verify the pattern download.
	Write a 15 ( steps A thru	hex) to the Flash RAM Select register. Test Flash RAM <b>U60</b> (page 17B) by repeating E.
	Write a 16 ( steps A thru	hex) to the Flash RAM Select register. Test Flash RAM U58 (page 18B) by repeating E.

Write a 17 (hex) to the Flash RAM Select register. steps A thru E.	Test Flash RA	AM <b>U56</b> (	page 19B)	by repeating
Write a 18 (hex) to the Flash RAM Select register. steps A thru E.	Test Flash RA	AM <b>U54</b> (	page 20B)	by repeating
Write a 19 (hex) to the Flash RAM Select register. steps A thru E.	Test Flash RA	AM <b>U52</b> (	page 20C)	by repeating
Write a 1A (hex) to the Flash RAM Select register. steps A thru E.	Test Flash R	RAM U50	(page 20D)	by repeating

#### Program Download Flash RAM will be tested.

	Select	Option 9 - Program Download Flash Ram Test from the Checkout Menu
Th	is test is don	e automatically, user needs to check screen for errors and verification of the below steps:
	"Enable V	MEbus access to Flash RAM data lookup tables" in the Control Register is set.
	Write BEA	AD (hex) to the Access Register for Flash RAM.
	Write a 1B	(hex) to the Flash RAM Select register. This tests <b>U23</b> (page 16).
	step A. Er	ase the Flash RAM
	step B.	now download sequential data to the FLASH RAM
	step C.	verify the sequential download.
	Step D.	download pattern data to the FLASH RAM
	Step E.	Verify the pattern download.

# Test of downloading Pipeline FPGA from Flash RAM

 Th	Select <b>Option 10 - Pipeline Download S-Record Test</b> from the <b>Checkout Menu</b> he program will do the first part automatically except for the file name which is done interactively.
	Now, we will download the Flash RAM which will be used to program the Pipeline FPGA.
	Set the "Enable VMEbus access to Flash RAM data lookup tables" in the Control Register.
	Write BEAD (hex) to the Access Register for Flash RAM.
	Write a 1B (hex) to the Flash RAM Select register.
	Erase, Download and Verify Motorola S-records, download the file /home/usr1/tshaw/plug_v3.exo
	When download is complete, the program will turn off the "Enable VMEbus access to Flash RAM data lookup tables" in the Control Register.
	Toggle the "Program Pipeline" bit high then low in the Control register.
	If the download was a success, the front panel READY (green) indicator, D3 (page16) should be on.
	Verify that the PLUG (green) indicator, <b>D5</b> (page 20A) is on.
	Now verify Front Panel Reset switch will download the Pipeline FPGA - Push the RESET button The READY and PLUG LEDS should turn off briefly.
	The front panel READY (green) indicator, <b>D3</b> (page16) should be on.
	Verify that the PLUG (green) indicator, <b>D5</b> (page 20A) is on.
	Finally, verify that a power-up reset will produce a proper download. Pull the board out of the crate and re-insert it.
	The front panel READY (green) indicator, <b>D3</b> (page16) should be on.
	Verify that the PLUG (green) indicator, <b>D5</b> (page 20A) is on.

# TESTING CAFÉ Flash RAM Paths – Using Digital Paddle Cards

Th	Select Option 11 – Digital Paddle Card Flash Ram Test from the Checkout Menu.  This test is done automatically, user needs to check screen for errors and verification of the below steps:				
	Enable the TESTCLK backplane clock.				
	"Enable VMEbus access to Flash RAM data lookup tables" in the Control Register is set.				
	Write BEAI	D (hex) to the Access Register for Flash RAM.			
	Write a 00 (hex) to the Flash RAM select register and insert a Digital Paddle board in module slot PB20.				
	step A. Era	se the Flash RAM			
	step B.	now download sequential data to the FLASH RAM			
	step C.	verify the sequential download.			
	Step D.	download pattern data to the FLASH RAM			
	Step E.	Verify the pattern download.			
	Next write 01 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slo PB19 and repeat steps A thru E above.				
		02 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot epeat steps A thru E above.			
	Next write 03 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB17 and repeat steps A thru E above.				
	Next write 04 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB16 and repeat steps A thru E above.				
	Next write 05 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slo PB15 and repeat steps A thru E above.				
	Next write 06 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB14 and repeat steps A thru E above.				
		07 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot epeat steps A thru E above.			
		08 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot epeat steps A thru E above.			
		09 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot epeat steps A thru E above.			
		OA (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot epeat steps A thru E above.			

Next write 0B (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB9 and repeat steps A thru E above.
Next write 0C (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB8 and repeat steps A thru E above.
Next write 0D (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB7 and repeat steps A thru E above.
Next write 0E (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB6 and repeat steps A thru E above.
Next write 0F (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB5 and repeat steps A thru E above.
Next write 10 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB4 and repeat steps A thru E above.
Next write 11 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB3 and repeat steps A thru E above.
Next write 12 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB2 and repeat steps A thru E above.
Next write 13 (hex) to the Flash RAM Select register, to test the Digital Paddle board in module slot PB1 and repeat steps A thru E above.

# **CHECK OUT the Remainder of the VMEbus Registers**

 Read the L2 Buffer Header word, under the "Decode L2 Header Word" <b>Option 12</b> in the VASE ADMEM Checkout Menu. The word should correctly report
The slot address
The board Serial Number (same as engraved number) programmed on <b>U17</b> page 16
The Board Type (should be 003) programmed on <b>U26</b> page 16
 <b>Option 13</b> - Test the Pipeline Length Register. Located in the Pipeline FPGAs <b>U67-U71</b> (pages 16A-20A), and the L2 header FPGA <b>U28</b> (page 16B).
 Option 14 - Test the Pipeline Offset Register. Located in the L2 Header FPGA U27 (page 16B).
 Option 15 - Test the DAC Data Register. Located in Café_Timing FPGA U107 (page 25A).
 Option 16 - Test the DAC Control Register. Located in Café_Timing FPGA U107 (page 25A).
 Option 17 - Test the CAFE Control Register. Located in Café_Timing FPGA U107 (page 25A).
 Option 18 - Test the CAFE Delay Register. Located in Café_Timing FPGA U107 (page 25A).
 <b>Option 19</b> - Test the Channels (0-3) Pedestal Subtraction Register. Located in Pipeline FPGA <b>U71</b> (page 16A).
 <b>Option 20</b> - Test the Channels (4-7) Pedestal Subtraction Register. Located in Pipeline FPGA U70 (page 17A).
 <b>Option 21</b> - Test the Channels (8-11) Pedestal Subtraction Register. Located in Pipeline FPGA <b>U69</b> (page 18A).
 <b>Option 22</b> - Test the Channels (12-15) Pedestal Subtraction Register. Located in Pipeline FPGA <b>U68</b> (page 19A).
 <b>Option 23</b> - Test the Channels (16-19) Pedestal Subtraction Register. Located in Pipeline FPGA <b>U67</b> (page 20A).
 <b>Option 24</b> - Run an Overnight loop on the ADMEM registers for at least 1000 loops.

# **Check PLLs**

 Insert the Testclk Module into slot 4. The TESTCLK jumpers should be set to allow for the backplane clock to be driven.
 Turn on the Backplane clock on the TESTCLK.
 Observe the following pins on <b>U65: 10 (TP 113)</b> , <b>11 (TP 90)</b> , <b>14 (TP 92)</b> , <b>15 (TP 91)</b> (page 4). You should observe a 132 ns clock with 50% duty cycle (66ns up, 66ns down) at these pins.
 Observe <b>U65-20</b> ( <b>TP 89</b> ). You should observe a 66 ns clock with 50% duty cycle (33ns up, 33ns down) at these pins.
 Observe the following pins on <b>U103: 11, 15</b> (page 25). You should observe a 132 ns clock with 50% duty cycle (66ns up, 66ns down) at these pins.
 Observe <b>U103-20.</b> You should observe a 66 ns clock with 50%duty cycle (33ns up, 33ns down) at these pins.

## **Check of Diagnostic Mode Data thru Trigger Sums**

wi	ll be used in place of the data normally coming from CAFÉ modules.
	The Testclk Module is needed for this test. The TESTCLK jumpers should be set to allow for the backplane clock to be driven.
	Connect the TSCR's top port to the ADMEM's top port.
 Th	Select <b>Option 25 - Diagnostic Mode Data Test</b> is test is done automatically, user needs to check screen for errors and verification of the below steps:
	Turn on the Backplane clock on the TESTCLK.
	Turn on the TSIE Backplane Enable. (If TRACER is being used, the Cable clock will be used.)
	Turn on the TSIE Wait.
	Set the five ADMEM Trigger Sum Subtraction Pedestal Registers to zero.
	set the Pipeline depth to 2A (hex)
	set the Pipeline offset to 03 (hex)
	select all channels in the Pipeline Diagnostic Channles Enable Register - (toggle to high)
	select MC Phase Delay
	Send the tsi pattern /home/usr2/projects/software/send_halt.tsi
	clear the Diagnostic FIFO by issuing a software reset in the Control Register
	Fill the Diagnostic data with sequential data
	Turn on the "Enable Diagnostic Pipeline Data" bit in the Control Register.
	Through the TESTCLK send the tsi pattern /home/usr2/projects/software/h_r_r.tsi
	The TSCR will capture the diagnostic data, and check it for accuracy.
	Next follow the instructions in VASE as all seven ADMEM ports are checked.

In this test we will pump data from the Diagnostic FIFO into the Pipeline FPGAs. This diagnostic data

## Check the readout of the Digital Pipeline thru L2 buffers and L1 pipeline

	this test we will pump data from the Diagnostic FIFO into the Pipeline FPGAs. This diagnostic data l be used in place of the data normally coming from CAFÉ modules.
	The Testclk Module is needed for this test. The TESTCLK jumpers should be set to allow for the backplane clock to be driven.
Th:	Select <b>Option 26 - Diagnostic Mode Data Test</b> is test is done automatically, user needs to check screen for errors and verification of the below steps:
	Turn on the Backplane clock on the TESTCLK.
	Turn on the TSIE Backplane Enable.
	Turn on the TSIE Wait.
	Send the tsi pattern /home/usr1/tshaw/test_admem/send_halt.tsi
	set the Pipeline depth to 2A (hex)
	set the Pipeline offset to 03 (hex)
	select all channels in the Pipeline Diagnostic Channles Enable Register - (toggle to high)
	clear the Diagnostic FIFO by issuing a software reset in the Control Register
	Fill the Diagnostic data with sequential data
	Turn on the "Enable Diagnostic Pipeline Data" bit in the Control Register.
	From the TESTCLK send the tsi pattern /home/usr2/projects/software/diag_fifo_test.tsi
	At the ADMEM, Dump the L2 buffer information, the data you get should match the following hilited text:

Channel L2 Buffer 0 L2 Buffer 1 L2 Buffer 2 L2 Buffer 3

Header	000013 <b>82</b>	000013 <b>83</b>	000013 <b>84</b>	000013 <b>85</b>
0	01C2	01C3	01C4	01C5
1	01C2	01C3	01C4	01C5
2	01C2	01C3	01C4	01C5
3	01C2	01C3	01C4	01C5
4	01C2	01C3	01C4	01C5
5	01C2	01C3	01C4	01C5
6	01C2	01C3	01C4	01C5
7	01C2	01C3	01C4	01C5
8	01C2	01C3	01C4	01C5
9	01C2	01C3	01C4	01C5
10	01C2	01C3	01C4	01C5
11	01C2	01C3	01C4	01C5
12	01C2	01C3	01C4	01C5
13	01C2	01C3	01C4	01C5
14	01C2	01C3	01C4	01C5
15	01C2	01C3	01C4	01C5
16	01C2	01C3	01C4	01C5
17	01C2	01C3	01C4	01C5
18	01C2	01C3	01C4	01C5
19	01C2	01C3	01C4	01C5

Directly following the above test,

- ☐ At the TESTCLK, Send the tsi pattern /home/usr2/projects/software/send\_halt.tsi
- ☐ At the ADMEM, Set the "Enable VMEbus Read of Pipeline data" bit in the Control register
- Now select the ADMEM Register option, which allows you to view the contents of the digital pipeline.

Look at all 20 channels.

They should contain identical data which is incremented by 1 count for each word.

# **Check of the Digital Pipeline data with Digital Paddle Cards**

For this	test, a TESTCLK (capable of driving the backplane clock) must be in the crate.
	MEM module must have digital Paddle cards loaded in all 20 slots. The digital Paddle cards have sequential data loaded in them.
	First load the ADMEM with Digital Paddle Boards which have been downloaded with sequential data.
	Run the TAM program for at least 20,000 loops.
	Now load the ADMEM with Digital Paddle cards which have been loaded <b>with pattern data</b> (AAAA,55555,0000,FFFF)
	Run the TAM Program for at least 20,000 loops.

#### **Quick Check of the Trigger Sums – Low Order Bits**

From VASE in the Checkout Menu, select **Option 27** - Pipeline Trigger Sum Test- Low Order Bits. Prior to running the

test, connect the trigger sum cable as stated below. Thereafter, the program will prompt user to either continue test or quit. At that time the user should change the cable as necessary.

The following test, tests the 10 least significant bits of the Trigger Sums, (9:0)

This test requires the use of a TESTCLK and TSCR.		
	Connect a trigger sum cable from the top (first) connector to the top (first) connector of the TSCR board.	
	Follow test instructions within VASE.	
	(Vase will help perform the below processes) ADMEM must be configured as a PLUG ADMEM for this test.	
	The TESTCLK jumpers should be set to allow for the backplane clock to be driven.	
	Turn on the Backplane clock on the TESTCLK.	
	Turn on the TSIE Backplane Enable.	
	ADMEM setup, the program will do this,	
	Turn on Trigger Sum Pass-through mode,	
	Fill Trigger Sum Flash RAM with sequential data,	
	fill CAFÉ Slots with "sequential data" digital paddle boards	
	TSCR setup,	
	from the Control Register, reset the FIFOs	
	make sure VMEbus access to the FIFOs is NOT enabled (should be zero).	
	From the TESTCLK TSI menu, send the tsi pattern /people/tshaw/test_admem/h_r_r.tsi	
	Now at the TSCR, use the Control Register to enable VMEbus access to the FIFOs	
	Note that the TSCR FIFOs should all read Full	
	Go to the TSCR FIFO access menu, use option 8 to read out locations.	

#### Quick Check of the Trigger Sums - High Order Bits

The following procedure will test the most significant 10 bits, (15:6).

From VASE in the Checkout Menu, select **Option 28** - Pipeline Trigger Sum Test-High Order Bits. Prior to running the test, connect the trigger sum cable as stated below. Thereafter, the program will prompt user to either continue test or quit. At that time the user should change the cable as necessary.


This tes	st requires the use of a TESTCLK and TSCR.
	Connect a trigger sum cable from the top (first) connector to the top (first) connector of the TSCR board.
	Follow test instructions within VASE.
	(Vase will help perform the below processes)
	ADMEM must be configured as a PLUG ADMEM for this test.
	The TESTCLK jumpers should be set to allow for the backplane clock to be driven.
	Turn on the Backplane clock on the TESTCLK.
	Turn on the TSIE Backplane Enable.
	ADMEM setup, the program will do this,
	Turn on Trigger Sum Pass-through mode,
	Fill Trigger Sum Look-up Flash RAM with sequential data Divided by 32,
	fill CAFÉ Slots with "sequential data" digital paddle boards
	TSCR setup,
	from the Control Register, reset the FIFOs
	make sure VMEbus access to the FIFOs is NOT enabled (should be zero).
	From the TESTCLK TSI menu, send the tsi pattern /people/tshaw/test_admem/h_r_r.tsi
	Now at the TSCR, use the Control Register to enable VMEbus access to the FIFOs
	Note that the TSCR FIFOs should all read Full
	Go to the TSCR FIFO access menu, use option 8 to read out locations.

#### **Test of Signals from Mezzanine Card**

The following tests make use of a specially adapted Digital Paddle Board with special test points.

#### Logic Analyzer Port - On the Digital Paddle Board

Tracer Front Panel Ports J will provide ports for easy access to the CDF backplane trigger and clock signals. These ports will bring TTL level signals to four 20 pin right angle box headers on the front panel. The ports can be used by a wide range of oscilloscopes or logic analyzers, but are specifically designed for ease of use with HP logic analyzers and the HP Terminator Adapter.



Hewlett Packard Pinout on Terminator Adapter (HP part number 01650-63203)

Pin	Signal	Pin	Signal
20	GND	19	D0
18	D1	17	D2
16	D3	15	D4
14	D5	13	D6
12	D7	11	D8
10	D9	9	D10
8	D11	7	D12
6	D13	5	D14
4	D15	3	CLK1
2	CLK2	1	+5V

CDF Signals are connected to the Port as follows:

#### Digital Test Card Port J3 (TOP) - Connect to LA POD 1

Pin	Signal	Pin	Signal
20	GND	19	FRAM_IO(0)
18	FRAM_IO(1)	17	FRAM_IO(2)
16	FRAM_IO(3)	15	FRAM_IO(4)
14	FRAM_IO(5)	13	FRAM_IO(6)
12	FRAM_IO(7)	11	FRAM_IO(8)
10	FRAM_IO(9)	9	FRAM_IO(10)
8	FRAM_IO(11)	7	FRAM_IO(12)
6	FRAM_IO(13)	5	FRAM_IO(14)
4	FRAM_IO(15)	3	No Connect
2	No Connect	1	+5V

#### Digital Test Card Port J2 (MIDDLE) - Connect to LA POD 2

Pin	Signal	Pin	Signal
20	GND	19	FRAM_ADDR(0)
18	FRAM_ADDR(1)	17	FRAM_ADDR(2)
16	FRAM_ADDR(3)	15	FRAM_ADDR(4)
14	$FRAM\_ADDR(5)$	13	FRAM_ADDR(6)
12	FRAM_ADDR(7)	11	FRAM_ADDR(8)
10	FRAM_ADDR(9)	9	FRAM_ADDR(10)
8	FRAM_ADDR(11)	7	FRAM_ADDR(12)
6	FRAM_ADDR(13)	5	FRAM_ADDR(14)
4	FRAM_ADDR(15)	3	No Connect
2	No Connect	1	+5V

#### Digital Test Card Port J4 (BOTTOM) - Connect to LA POD 3

Pin	Signal	Pin	Signal
20	GND	19	EXT_CONTROL*
18	FRAM_WE*	17	CAFÉ_OUT_CLK
16	CAFÉ_ADC_CLK	15	CAFÉ_QIE_RST
14	CAFÉ_QIE_CLK	13	CAFÉ_CAL_EN
12	CAFÉ_SMON_EN	11	CAFÉ_PATH_SEL
10	No Connect	9	No Connect
8	No Connect	7	No Connect
6	No Connect	5	No Connect
4	No Connect	3	No Connect
2	No Connect	1	+5V

#### TESTCLK Port J4 - Connect to LA POD 4

Pin	Signal	Pin	Signal
20	GND	19	CDF_CALEN*
18	CDF_RowA25	17	CDF_RowC26
16	CDF_ERROR*	15	CDF_L2R*
14	CDF_L2A*	13	CDF_L2A_EN*
12	CDF_L2BD0*	11	CDF_EVID0*
10	CDF_RowA29	9	CDF_EVID1*
8	CDF_L2BD1*	7	CDF_EVID2*
6	CDF_RSVD0*	5	CDF_EVID3*
4	CDF_RSVD1*	3	CDF_CLOCK
2	No Connect	1	No Connect

 Select <b>Option 29</b> and verify the following:
 With the Special Digital Paddle Board inserted in PB20, observe the signals CAFÉ_PATH_SEL_CAFÉ_SMON_ENABLE, and CAFÉ_CAL_EN1.
 Writing to the CAFÉ Control register, verify that you can
Toggle CAFÉ_PATH_SEL
Toggle CAFÉ_SMON_ENABLE
Toggle CAFÉ_CAL_EN1 (observe CAFÉ_CAL_EN)
Move the Special Digital Paddle Board to PB15.
Toggle CAFÉ_CAL_EN2 (observe CAFÉ_CAL_EN)
Move the Special Digital Paddle Board to PB10.
Toggle CAFÉ_CAL_EN3 (observe CAFÉ_CAL_EN)
 Move the Special Digital Paddle Board to PB5.
Toggle CAFÉ_CAL_EN4 (observe CAFÉ_CAL_EN)

Now, with the TESTCLK driving the backplane clock, Observe the below signals. Trigger the LA on QIE\_CLOCK and verify that the clock signals you observe match the picture.




NOTE: QIE\_CK is CAFÉ\_QIE\_CLK
ADC\_CK is CAFÉ\_ADC\_CLK
OUT\_CK is CAFÉ\_OUT\_CLK

The Next step requires you observe the additional signals below.

- \_\_\_\_\_ Select **Option 30** to run a CAFÉ module calibration,
- ☐ The TESTCLK must be on, with the backplane clock running.
- ☐ The TSIE Backplane driver must be enabled.
- ☐ The TSI pattern /home/usr1/tshaw/test\_admem/send\_cal.tsi must be sent.
- You must trigger on the falling edge of CALEN\* and should observe the following waveforms.

  NOTE the missing ADCCK\* following a calibration.




NOTE: QIE\_CK CAFÉ\_QIE\_CLK is CAFÉ\_ADC\_CLK ADC CK is OUT\_CK CAFÉ\_OUT\_CLK is CALEN\* CDF\_CALEN\* (from Testclk) is FRAM\_ADDR(15) FRM\_AD15 is Q\_RST CAFÉ\_QIE\_RST is

The Next step requires you observe the Q\_RST signal to the CAFÉ modules.

- \_\_\_\_\_ Select **Option 31** to do a CAFÉ module RESET
- ☐ The TESTCLK must be on, with the backplane clock running.
- ☐ The TSIE Backplane driver must be enabled.
- ☐ The TSI pattern /home/usr1/tshaw/test\_admem/h\_r\_r.tsi must be sent.

You must trigger on the falling edge of Q\_RST and should observe the following waveforms.



```
CAFÉ_QIE_CLK
NOTE: QIE_CK
                   is
      ADC CK
                         CAFÉ ADC CLK
                   is
      OUT_CK
                         CAFÉ_OUT_CLK
                   is
      CALEN*
                         CDF_CALEN* (from Testclk)
                   is
      FRM_AD15
                   is
                         FRAM_ADDR(15)
                         CAFÉ_QIE_RST
      Q_RST
                   is
```

# Testing of the CAFÉ Delay Register

In this test we will verify the shifting of	QIE_CLK with respect to CDF_CLK.
Connect a Oscilloscope channe the trigger.	el to CDF_QIE_CLK ( <b>TP 113</b> ) page 4 and set this channel up as
Connect a second Oscilloscope shift in the second clock signal	channel to $U105 - 15$ (page 25). There should be a small (~7ns) from the first.
	MEM Checkout Procedure. This option will do a looping write of to the CAFÉ Delay Register. You should now see the second clock rigger) signal.
<b>Testing the DAC</b>	
To test the DAC on the mezzanine mod	ule, you must be in a crate which provides the analog voltages.
Go to the ADMEM's function	al submenu.
Make sure the DAC is calibrate Control Register  1) set the CS high,  2) set the CALIBRATE bit h  3) set the CALIBRATE bit lo  4) then set the CS low  The DAC CAL_OK bit should	DW,
Download a "0" to the DAC (or The voltage should be around 0	option 4), and observe the voltage on pin 62 of a Café Module slot. 0 volts.
Download a "FFFF" to the DA slot. The voltage should be are	C (option 4), and observe the voltage on pin 62 of a Café Module ound 10 volts.
Download a "8000" to the DAG slot. The voltage should be are	C (option 4), and observe the voltage on pin 62 of a Café Module ound 5 volts.
Finally, run <b>Option 33</b> – Test should see this voltage ramping	DAC of the ADMEM Checkout Menu and observe VCAL+. You g up from 0 to 10 volts.

## **Unresolved Tests Issues**

How do we test connection of Analog signal to PB slots?

Check with real CAFE? requires Analog power